Integrated circuit and system design power and timing modeling, optimization and simulation : 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, revised selected papers /

Integrated circuit and system design power and timing modeling, optimization and simulation : 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, revised selected papers / [electronic resource] : Lars Svensson, Jose Monteiro (eds.) - Berlin, Heidelberg : Springer Berlin Heidelberg, 2009. - xiii, 462 p. : ill., digital ; 24 cm. - Lecture notes in computer science, 5349 0302-9743 ; .

9783540959489 (electronic bk.) 9783540959472 (paper)


Integrated circuits--Very large scale integration--Computer-aided design--Congresses.
Computer Science.
Circuits and Systems.
System Performance and Evaluation.
Logic Design.
Memory Structures.
Processor Architectures.
Arithmetic and Logic Structures.

621.395

Contact Us

Perpustakaan Tun Seri Lanang, Universiti Kebangsaan Malaysia
43600 Bangi, Selangor Darul Ehsan,Malaysia
+603-89213446 – Consultation Services
019-2045652 – Telegram/Whatsapp
Email: helpdeskptsl@ukm.edu.my

Copyright ©The National University of Malaysia Library